## IMP8980D <br> PCM Digital Switch

## General Description

This CMOS device is designed for switching PCM-encoded voice or data, under microprocessor control, in a modern digital exchange, PBX or Central Office. It provides simultaneous connections for up to $25664 \mathrm{kbit} / \mathrm{s}$ channels. Each of the eight serial inputs and outputs consist of 32 $64 \mathrm{kbit} / \mathrm{s}$ channels multiplexed to form a 2048kbit/s ST-BUS stream. In addition, the IMP8980D provides microprocessor read and write access to individual ST-BUS (Serial Telecom Bus) channels.

## Features

- ST-BUS compatible
- 8-line x 32-channel inputs
- 8-line x 32-channel outputs
- 256 ports non-blocking switch
- Single power supply ( +5 V )
- 30mW power consumption
- Microprocessor-control interface
- Pin-compatible with Mitel MT8980


## Functional Description

The ST-BUS architecture can be used both in software-controlled digital voice and data switching.

The ST-Bus serial streams operate continuously at $2048 \mathrm{kbit} / \mathrm{s}$ and are arranged in $125 \mu$ s wide frames which contain 328 -bit channels.

The IMP8980D can switch data from channels on ST-BUS inputs to channels on ST-BUS outputs and simultaneously allows its controlling microprocessor to read channels on ST-BUS inputs or write to channels on ST-BUS outputs (Message Mode). To the microprocessor, the IMP8980D looks like a memory peripheral. The microprocessor can write to the IMP8980D to establish switched connections between input ST-BUS channels and output ST-BUS channels or to transmit messages on output ST-BUS channels. By reading from the IMP8980D, the microprocessor can receive messages from ST-BUS input channels or check which

Figure 1 Functional Block Diagram

switched connections have already been established.

By integrating both switching and interprocessor communications, the IMP8980D allows systems to use distributed processing and to switch voice or data in an ST-BUS architecture.

## Hardware Description

Serial data at $2048 \mathrm{kbit} / \mathrm{s}$ is received at the eight ST-BUS inputs (STi0 to STi7), and serial data is transmitted at the eight ST-BUS outputs (STo0 to STo7). Each serial input accepts 32 channels of digital data, each channel containing an 8 -bit word which may represent a PCM-encoded analog/voice sample as provided by a codec.

This serial input word is converted into parallel data and stored in the 256 X 8 Data Memory. Locations in the Data Memory are associated with particular channels on particular ST-BUS input streams. These locations can be read by the microprocessor which controls the chip.

Locations in the Connection Memory, which is split into high and low parts, are associated with particular ST-BUS output streams. When a channel is due to be transmitted on an ST-BUS output, the data for the channel can either be switched from an ST-BUS input or it can originate from the microprocessor. If the data is switched from an input, then the contents of the Connection Memory Low location associated with the output channel is used to address the Data Memory. This Data Memory address corresponds to the channel on the input ST-BUS stream on which the data for switching arrived. If the data for the output channel originates from the microprocessor (Message Mode), then the contents of the Connection Memory Low location associated with the output channel are output directly, and this data is output repetitively on the channel once every frame until the microprocessor intervenes.

The Connection Memory data is received, via the Control Interface, at D7 to D0. The Control Interface also receives address information at A5 to A0 and
handles the microprocessor control signals $\overline{\mathrm{CS}}, \overline{\mathrm{DTA}}, \mathrm{R} / \overline{\mathrm{W}}$ and DS. There are two parts to any address in the Data Memory or Connection 2-7 Memory. The higher order bits come from the Control Register, which may be written to or read from via the Control Interface. The lower order bits come from the address lines directly.

The Control Register also allows the chip to broadcast messages on all ST-BUS outputs (i.e., to put every channel into Message Mode), or to split the memory so that reads are from the Data Memory and writes are to the Connection Memory Low. The Connection Memory High determines whether individual output channels are in Message Mode, and allows individual output channels to go into a highimpedance state, which enables arrays of IMP8980D s to be constructed. It also controls the CSTo pin.

All ST-BUS timing is derived from the $\overline{\mathrm{C} 4 \mathrm{i}}$ and $\overline{\mathrm{F} 0 \mathrm{i}}$ _ignals.

## Software Control

The address lines on the Control Interface give access to the Control Register directly or, depending on the contents of the Control Register, to the High or Low sections of the Connection Memory or to the Data Memory.If address line A5 is low, then the Control Register is addressed regardless of the other address lines (see Figure 3). If A5 is high, then the address lines A4-A0 select the memory location corresponding to channel 0-31 for the memory and stream selected in the Control Register.

The data in the Control Register consists of mode control bits, memory select bits, and stream address bits (see Figure 4). The memory select bits allow the Connection Memory High or Low or the Data Memory to be chosen, and the stream address bits define one of the ST-BUS input or output streams.

Bit 7 of the Control Register allows split memory operation - reads are from the Data Memory and writes are to the Connection Memory Low.

The other mode control bit, bit 6, puts every output channel on every output
stream into active Message Mode; i.e., the contents of the Connection Memory Low are output on the ST-BUS output streams once every frame unless the ODE pin is low. In this mode the chip behaves as if bits 2 and 0 of every Connection Memory High location were 1, regardless of the actual values.

If bit 6 of the Control Register is 0 , then bits 2 and 0 of each Connection Memory

High location function normally (see Figure 5). If bit 2 is 1, the associated STBUS output channel is in Message Mode; i.e., the byte in the corresponding Connection Memory Low location is transmitted on the stream at that channel. Otherwise, one of the bytes received on the serial inputs is transmitted and the contents of the Connection Memory Low define the ST-BUS input stream and channel where the byte is to be found (see Figure 6).

Figure 3- Address Memory Map

| A5 | A4 | A3 | A2 | A1 | A0 | HEX ADDRESS | LOCATION |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | X | X | X | $00-1 \mathrm{~F}$ | Control Register* |
| 1 | 0 | 0 | 0 | 0 | 0 | 20 | Channel 0 $\dagger$ |
| 1 | 0 | 0 | 0 | 0 | 1 | 21 | Channel $1 \dagger$ |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| 1 | 1 | 1 | 1 | 1 | 1 | $3 F$ | Channel 31 $\dagger$ |

*Writing to the Control Register is the only fast transaction.
$\dagger$ Memory and stream are specified by the contents of the Control Register.

Figure 4-Control Register Bits


| BIT | NAME | DESCRIPTION |
| :--- | :--- | :--- |
| 7 | Split <br> Memory | When 1, all subsequent reads are from the Data Memory <br> and writes are to the Connection Memory Low, except when <br> the Control Register is accessed again. When 0, the Memory <br> Select bits specify the memory for subsequent operations. In <br> either case, the Stream Address Bits select the subsection of <br> the memory which is made available. |
| 6 | Message <br> Mode | When 1, the contents of the Connection Memory Low are output <br> on the Serial Output streams except when the ODE pin is low. <br> When 0, the Connection Memory bits for each channel determine <br> what is output. |
| 5 | (unused) | Memory <br> Select Bits |
| 0-0 - Not to be used <br> $0-1$ - Data Memory (read only from the microprocessor port) <br> $1-0-$ Connection Memory Low <br> $1-1-$ Connection Memory High |  |  |
| $2-0$ | Stream <br> Address <br> Bits | The number expressed in binary notation on these bits refers to <br> the input or output ST-BUS stream which corresponds to the <br> subsection of memory made accessible for subsequent operations. |



| BIT | NAME | DESCRIPTION |
| :--- | :---: | :--- |
| 2 | Message <br> Channel | When 1, the contents of the corresponding location in Connection <br> Memory Low are output on the location's channel and stream. <br> When 0, the contents of the corresponding location in Connection <br> Memory Low act as an address for the Data Memory and so <br> determine the source of the connection to the location's channel <br> and stream. |
| 1 | CSTo | This bit is output on the CSTo pin one channel early. The CSTo bit <br> for stream 0 is output first. |
| 0 | Output <br> Enable | If the ODE pin is high and bit 6 of the Control Register is 0, then <br> this bit enables the output driver for the location's channel and <br> stream. This allows individual channels on individual streams to <br> be made high-impedance, allowing switching matrices to be <br> constructed. A "1" enables the driver and a "0" disables it. |

If the ODE pin is low, then all serial outputs are high-impedance. If it is high and bit 6 in the Control Register is 1, then all outputs are active. If the ODE pin is high and bit 6 in the Control Register is 0 , then the bit 0 in the Connection Memory High location enables the output drivers for the corresponding individual ST-BUS output stream and channel. Bit $0=1$ enables the driver and bit $0=0$ disables it (see Figure 5).

Bit 1 of each Connection Memory High location (see Figure 5) is output on the CSTo pin once every frame. To allow for delay in any external control circuitry the bit is output one channel before the corresponding channel on the ST-BUS streams, and the bit for stream 0 is output first in the channel; e.g., bit l's for channel 9 of streams $0-7$ are output synchronously with ST-BUS channel 8 bits 7-0.

## Applications

## Digital Switching Systems

Figures 7 and 8 show how IMP8980Ds and MT8964s form a simple digital switching system. Figure 7 shows the
interface between the IMP8980D's and the filter/codecs. Figure $\boldsymbol{8}$ shows the position of these components in an example architecture.

The Mitel MT8964 filter/codec in Figure 7 receives and transmits digitized voice signals on the ST-BUS input DR, and ST-BUS output DX, respectively. These signals are routed to the ST-BUS inputs and outputs on the top IMP8980D, which is used as a digital speech switch.

The MT8964 is controlled by the ST-BUS input DC originating from the bottom IMP8980D, which generates the appropriate signals from an output channel in Message Mode. This architecture optimizes the messaging capability of the line circuit by building signalling logic, e.g., for on-off hook detection, which communicates on an ST-BUS output. This signalling ST-BUS output is monitored by a microprocessor (not shown) through an ST-BUS input on the bottom IMP8980D.

Figure 8 shows how a simple digital switching system may be designed using the ST-BUS architecture. This is a private telephone network with 256 extensions which uses a single IMP8980D as a speech
switch and a second IMP8980D for communication with the line interface circuits.

A larger digital switching system may be designed by cascading a number of IMP8980Ds. Figure 9 shows four IMP8980Ds arranged in a non-blocking configuration which can switch any channel on any of the ST-BUS inputs to any channel on the ST-BUS outputs.

## Application Circuit with 6802 Processor

Figure 10 shows an example of a complete circuit which may be used to evaluate the chip.

For convenience, a 4 MHz crystal oscillator has been used rather than a 4.096 MHz clock, as both are within the limits of the chip's specifications. The RC delay used with the 393 counters ensures a sufficient hold time for the FP signal, but the values used may have to be changed if faster 393 counters become available. The chip is shown as memory mapped into the MEK6802D3 system. Chip addresses $00-3 \mathrm{~F}$ correspond to processor addresses 2000-203F. Delay through the address decoder requires the VMA signal to be used twice to remove glitches. The MEK6802D3 board uses a $10 \mathrm{~K} \Omega$ pullup on the MR pin, which would have to be incorporated into the circuit if the board was replaced by a processor.

Figure 6 - Connection Memory Low Bits


| BIT | NAME | DESCRIPTION |
| :--- | :--- | :--- |
| $7-5^{*}$ | Stream * <br> Address <br> Bits | The number expressed in binary notation on these 3 bits is <br> the number of the ST-BUS stream for the source of the connection. <br> Bit 7 is the most significant bit. e.g., if bit 7 is 1 , bit 6 is 0 and bit 5 <br> is 0 , then the source of the connection is a channel on STi4. |
| $4-0^{*}$ | Channel <br> Address <br> Bits* | The number expressed in binary notation on these 5 bits is <br> the number of the channel which is the source of the connection <br> (The ST-BUS stream where the channel lies is defined by bits 7, <br> 6 and 5.$).$ Bit 4 is the most significant bit. e.g., if bit 4 is 1, bit 3 is <br> 0, bit 2 is 0, bit 1 is 1 and bit 0 is 1 , then the source of the <br> connection is channel 19. |

* If bit 2 of the corresponding Connection High location is 1 or if bit 6 of the Control Register is 1 , then the entire 8 bits are output on the channel and stream associated with this location. Otherwise, the bits are used as indicated to define the source of the connection which is output on the channel and stream associated with this location.

Figure 7 Typical Simple Digital Switching System


Figure 8 Simple Digital Switching System


Figure 9 Non-Blocking 16x16 Switch


Figure 10 Application Circuit


Absolute Maximum Ratings*

|  | Parameter | Symbol | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ |  | -0.3 | 7 | V |
| 2 | Voltage on Digital Inputs | $\mathrm{V}_{\mathrm{I}}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| 3 | Voltage on Digital Outputs | $\mathrm{V}_{\mathrm{O}}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| 4 | Current at Digital Outputs | $\mathrm{I}_{\mathrm{O}}$ |  | 40 | mA |
| 5 | Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| 6 | Package Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ |  | 2 | W |

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to ground (Vss ) unless otherwise stated.

|  | Characteristics | Sym | Min | Typ $\ddagger$ | Max | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Operating Temperature | $\mathrm{T}_{\mathrm{OP}}$ | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| 2 | Positive Supply | $\mathrm{V}_{\mathrm{DD}}$ | 4.75 |  | 5.25 | V |  |
| 3 | Input Voltage | $\mathrm{V}_{\mathrm{I}}$ | 0 |  | VDD | V |  |

$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

DC Electrical Characteristics - Voltages are with respect to ground (V SS ) unless otherwise stated.

|  | Characteristics | Sym | Min | Typ ${ }^{\text { }}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Inputs |  |  |  |  |  |  |
| 1 | Supply Current | IDD |  | 6 | 10 | mA | Outputs unloaded |
| 2 | Input High Voltage | $\mathrm{V}_{1} \mathrm{H}$ | 2.0 |  |  | V |  |
| 3 | Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  |  | 0.8 | V |  |
| 4 | Input Leakage | $\mathrm{IIL}^{\text {L }}$ |  |  | 5 | $\mu \mathrm{A}$ | VI between $\mathrm{V}_{\text {SS }}$ and $\mathrm{V}_{\mathrm{DD}}$ |
| 5 | Input Pin Capacitance | $\mathrm{Cl}_{1}$ |  | 8 |  | pF |  |
|  | Outputs |  |  |  |  |  |  |
| 6 | Output High Voltage | V OH | 2.4 |  |  | V | $\mathrm{loH}=10 \mathrm{~mA}$ |
| 7 | Output High Current | IOH | 10 | 15 |  | mA | Sourcing. $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |
| 8 | Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.4 | V | $\mathrm{loL}=5 \mathrm{~mA}$ |
| 9 | Output Low Current | loL | 5 | 10 |  | mA | Sinking. $\mathrm{V}_{\text {OL }}=0.4 \mathrm{~V}$ |
| 10 | High Imp. Leakage | loz |  |  | 5 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {O }}$ between $\mathrm{V}_{\text {SS }}$ and $\mathrm{V}_{\text {DD }}$ |
| 11 | Output Pin Capacitance | Co |  | 8 |  | pF |  |

$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

Figure 11 Output Load Test


AC Electrical Characteristics $\dagger$ - Clock Timing (Figures 12 and 13)

|  | Characteristics | Sym | Min | Typ $\ddagger$ | Max | Units | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Clock Period* | tcLk | 220 | 244 | 300 | ns |  |
| 2 | Clock Width High | tch | 95 | 122 | 150 | ns |  |
| 3 | Clock Width Low | tcL | 110 | 122 | 150 | ns |  |
| 4 | Clock Transition Time | tcTT |  | 20 |  | ns |  |
| 5 | Frame Pulse Setup TIme | tcct |  | 20 |  | ns |  |
| 6 | Frame Pulse Hold Time | tFPH | 0.020 |  | 670 | $\mu \mathrm{~s}$ |  |
| 7 | Frame Pulse Width | tFPW |  | 244 |  | ns |  |

$\dagger \dagger$ Timing is over recommended temperature \& power supply voltages.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing Contents of Connection Memory are not lost if the clock stops, however, ST-BUS outputs go into the high impedance state. NB: Frame Pulse is repeated every 512 cycles of C4i.

Figure 12 Frame Allignment


Figure 13 Clock Timing


AC Electrical Characteristics $\dagger$ - Serial Streams (Figures 11, 14, 15 and 16)

|  | Characteristics | Sym | Min | Typ $\ddagger$ | Max | Units | Test Conditions |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :--- |
|  | Inputs |  |  |  |  |  |  |
| 1 | STo0/7 Delay-Active to High Z | tsAZ | 20 | 50 | 80 | ns | $\mathrm{R}_{\mathrm{L}=1 \mathrm{~K} \Omega^{\star}, \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}}$ |
| 2 | STo0/7 Delay-High Z to Active | tszA | 25 | 60 | 125 | ns | $\mathrm{C}_{\mathrm{L}=150 \mathrm{pF}}$ |
| 3 | STo0/7 Delay-Active to Active | tSAA | 30 | 65 | 125 | ns | $\mathrm{C}_{\mathrm{L}=150 \mathrm{pF}}$ |
| 4 | STo0/7 Hold Time | tsoh | 25 | 45 |  | ns | $\mathrm{C}_{\mathrm{L}=150 \mathrm{pF}}$ |
| 5 | Output Driver Enable Delay | toED |  | 45 | 125 | ns | $\mathrm{R}_{\mathrm{L}=1 \mathrm{~K} \Omega^{\star}, \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}}$ |
| 6 | External Control Hold Time | txch | 0 | 50 |  | ns | $\mathrm{C}_{\mathrm{L}=150 \mathrm{pF}}$ |
| 7 | External Control Delay | txcD |  | 75 | 110 | ns | $\mathrm{C}_{\mathrm{L}=150 \mathrm{pF}}$ |
|  | Outputs |  |  |  |  |  |  |
| 8 | Serial Input Setup Time | tsIS |  | -40 | -20 | ns |  |
| 9 | Serial Input Hold Time | tsIH | 90 |  |  | ns |  |

$\dagger$ Timing is over recommended temperature \& power supply voltages.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

* High Impedance is measured by pulling to the appropriate rail with $R_{L}$, with timing corrected to cancel time taken to discharge CL .

Figure 14 Serial Outputs and External Control


Figure 15 Output Driver Enable


Figure 16 Serial Inputs


AC Electrical Characteristics $\dagger$ - Processor Bus (Figures 11 and 17)

|  | Characteristics | Sym | Min | Typ $\ddagger$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Chip Select Setup Time | tcss | 20 | 0 |  | ns |  |
| 2 | Read/Write Setup Time | trws | 25 | 5 |  | ns |  |
| 3 | Address Setup Time | tads | 25 | 5 |  | ns |  |
| 4 | Acknowledgement Fast <br> Delay Slow | takD <br> takd | $\begin{array}{r} \hline 40 \\ 2.7 \end{array}$ |  | $\begin{aligned} & 100 \\ & 7.2 \end{aligned}$ | ns cycles | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF} \\ & \mathrm{C} 4 \mathrm{i} \text { cycles (1) } \end{aligned}$ |
| 5 | Fast Write Data Setup Time | trws | 20 |  |  | ns |  |
| 6 | Slow Write Data Delay | tswd |  | 2.0 | 1.7 | cycles | $\overline{\mathrm{C} 4 \mathrm{i}}$ cycles ${ }^{(1)}$ |
| 7 | Read Data Setup Time | trds |  |  | 0.5 | cycles | $\overline{\mathrm{C} 4 \mathrm{i}}$ cycles (1), $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |
| 8 | Data Hold Time Read Write | toht <br> tDht | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | 10 |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \Omega$ * , $\mathrm{C}_{L}=150 \mathrm{pF}$ |
| 9 | Read Data To High Imp. | trdz |  | 50 | 90 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \Omega$ * , $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |
| 10 | Chip Select Hold Time | tcsh | 0 |  |  | ns |  |
| 11 | Read/Write Hold Time | trwh | 0 |  |  | ns |  |
| 12 | Address Hold Time | tadh | 0 |  |  | ns |  |
| 13 | Acknow. Hold Time | taKh | 10 | 60 | 80 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \Omega^{*}, \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |

$\dagger$ Timing is over recommended temperature \& power supply voltages.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

* High Impedance is measured by pulling to the appropriate rail with R L, with timing corrected to cancel time taken to discharge C L.
(1) Processor accesses are dependent on the C4i clock, and so some timings are expressed as multiples of the C4i clock period.

Figure 17 Processor Bus


## Pin Description

| Pin \# |  | Name | Description |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 40 \\ & \text { DIP } \end{aligned}$ | $\begin{aligned} & 44 \\ & \text { PLCC } \end{aligned}$ |  |  |
| 1 | 2 | $\overline{\text { DTA }}$ | Data Acknowledgement (Open Drain Output). This is the data acknowledgement on the microprocessor interface. This pin is pulled low to signal that the chip has processed the data. A $909 \Omega, 1 / 4 \mathrm{~W}$, resistor is recommended to be used as a pullup. |
| $\begin{aligned} & 2 \\ & -4 \end{aligned}$ | $\begin{aligned} & \hline 3 \\ & -5 \end{aligned}$ | $\begin{aligned} & \text { STiO } \\ & \text {-STi2 } \end{aligned}$ | ST-BUS Input 0 to 2 (Inputs). These are the inputs for the 2048 kbit/s ST-BUS input streams. |
| $\begin{aligned} & \hline 5 \\ & -9 \end{aligned}$ | $\begin{aligned} & 7 \\ & -11 \end{aligned}$ | $\begin{aligned} & \hline \text { STi3 } \\ & \text {-STi7 } \end{aligned}$ | ST-BUS Input 3 to 7 (Inputs). <br> These are the inputs for the 2048 kbit/s ST-BUS input streams. |
| 10 | 12 |  | VDD Power Input. Positive Supply. |
| 11 | 13 | $\overline{\mathrm{FO}}$ | Framing 0-Type (Input). This is the input for the frame synchronization pulse for the 2048 kbit/s ST-BUS streams. A low on this input causes the internal counter to reset on the next negative transition of C4i |
| 12 | 14 | $\overline{\mathrm{C} 4}$ | 4.096 MHz Clock (Input). ST-BUS bit cell boundaries lie on the alternate falling edges of this clock. |
| $\begin{gathered} 13 \\ -15 \end{gathered}$ | $\begin{aligned} & 15 \\ & -17 \end{aligned}$ | $\begin{aligned} & \text { A0 } \\ & \text {-A2 } \end{aligned}$ | Address 0 to 2 (Inputs). These are the inputs for the address lines on the microprocessor interface. |
| $\begin{aligned} & \hline 16 \\ & -18 \\ & \hline \end{aligned}$ | $\begin{aligned} & 19 \\ & -21 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { A3 } \\ & \text {-A5 } \end{aligned}$ | Address 3 to 5 (Inputs). These are the inputs for the address lines on the microprocessor interface. |
| 19 | 22 | DS | Data Strobe (Input). This is the input for the active high data strobe on the microprocessor interface. |
| 20 | 23 | $\overline{\mathrm{R} / \mathrm{W}}$ | Read or Write (Input). This is the input for the read/write signal on the microprocessor interface - high for read, low for write. |
| 21 | 24 | $\overline{\mathrm{CS}}$ | Chip Select (Input). This is the input for the active low chip select on the microprocessor interface |
| $\begin{aligned} & 22 \\ & -24 \\ & \hline \end{aligned}$ | $\begin{array}{r} 25 \\ -27 \end{array}$ | $\begin{aligned} & \text { D7 } \\ & \text {-D5 } \end{aligned}$ | Data 7 to 5 (Three-state I/O Pins). These are the bidirectional data pins on the microprocessor interface. |
| $\begin{aligned} & 25 \\ & -29 \end{aligned}$ | $\begin{array}{r} 29 \\ -33 \end{array}$ | $\begin{aligned} & \text { D4 } \\ & \text {-D0 } \end{aligned}$ | Data 4 to 0 (Three-state I/O Pins). These are the bidirectional data pins on the microprocessor interface. |
| $\begin{aligned} & 30 \\ & 31 \\ & -35 \end{aligned}$ | $\begin{array}{r} 34 \\ 35 \\ -39 \end{array}$ | $\begin{aligned} & \text { Vss } \\ & \text { STo7 } \\ & \text {-ST03 } \end{aligned}$ | Power Input. Negative Supply (Ground). ST-BUS Output 7 to 3 (Three-state Outputs). These are the pins for the eight 2048 kbit/s ST-BUS output streams. |
| $\begin{aligned} & \hline 36 \\ & -38 \end{aligned}$ | $\begin{array}{r} 41 \\ -43 \end{array}$ | $\begin{aligned} & \text { STo2 } \\ & \text { - STo0 } \end{aligned}$ | ST-BUS Output 2 to 0 (Three-state Outputs). These are the pins for the eight 2048 kbit/s ST-BUS output streams. |
| 39 | 44 | ODE | Output Drive Enable (Input). If this input is held high, the STo0-STo7 output drivers function normally. If this input is low, the STo0-STo7 output drivers go into their high impedance state. NB: Even when ODE is high, channels on the STo0-STo7 outputs can go high impedance under software control. |
| 40 | 1 | CSTo | Control ST-BUS Output (Complementary Output). Each frame of 256 bits on this ST-BUS output contains the values of bit 1 in the 256 locations of the Connection Memory High. |
|  | $\begin{aligned} & 6, \\ & 18, \\ & 28, \\ & 40 \end{aligned}$ | NC | No Connection. |

Figure 2 Pin Connections


| DTA |  | $\square$ | 40 | CSTo |
| :---: | :---: | :---: | :---: | :---: |
| STiO | - 2 |  | 39 | ODE |
| STi1 | 3 |  | 38 | STo0 |
| STi2 | 4 |  | 37 | STo1 |
| STi3 | 5 |  | 36 | STo2 |
| STi4 | 6 |  | 35 | STo3 |
| STi5 | 7 |  | 34 | ST04 |
| STi6 | 8 |  | 33 | ST05 |
| STi7 | 9 |  | 32 | STo6 |
| VDD | - 10 |  | 31 | STo7 |
| FOi | - 11 |  | 30 | VSS |
| C4i | - 12 |  | 29 | DO |
| A0 | 13 |  | 28 | D1 |
| A1 | - 14 |  | 27 | D2 |
| A2 | - 15 |  | 26 | D3 |
| A3 | - 16 |  | 25 | D4 |
| A4 | - 17 |  | 24 | D5 |
| A5 | -18 |  | 23 | D6 |
| DS | - 19 |  | 22 | D7 |
| R/W | - 20 |  |  | CS |

## 40 Pin CERDIP/Plastic DIP

Ordering Information

| Ordering Part Number | Package Type |
| :--- | :--- |
| IMP8980DC | 40 Pin Ceramic DIP |
| IMP8980DE | 40 Pin Plastic DIP |
| IMP8980DP | 44 Pin PLCC |

IMP, Inc.
Corporate Headquarters
2830 N. First Street
San Jose, CA 95134
Tel: 408.432.9100 Main
Tel: 800.434.3722
Fax: 408.434.0335
e-mail: info@impinc.com
http://www.impweb.com

Information furnished by IMP, Inc. is believed to be accurate and reliable. No responsibility is assumed by IMP for use of this product nor for any infringements of patents or trademarks or other rights of third parties resulting from its use. IMP reserves the right to make changes in specifications at any time without notice. IMP does not authorize or warrant any IMP products for use in life support devices and/ or systems without the expressed written approval of an officer of IMP, Inc.

The IMP logo is a registered trademark of IMP, Inc.
All other company and product names are trademarks of their respective owners.
© 1998 IMP, Inc.
Printed in USA
Part No.:
Document Number: IMP8980D DS 2/98

